A Novel 10T SRAM Bit-Cell with High Static Noise Margin and Low Power Consumption for Binary In-Memory Computing
2024 IEEE 14th Annual Computing and Communication Workshop and Conference (CCWC)(2024)
Key words
Binary In-Memory Computing,10T SRAM,SNM,read delay,Low power consumption
AI Read Science
Must-Reading Tree
Example

Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined