A 7.2G-16Ghz ADPLL Based on a Single-Core Dual-Mode DCO
2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024（2024）
Key words
DCO,ADPLL,low-jitter,wide tuning range
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined